



SHEET 1 OF 1

<b>INFORMATION DISCLOSURE CITATION</b>  PTO-1449				ATTY. DOCKET NO. SUN-P9322CIP1		APPLICATION NO. 10/787,386	
				APPLICANT Shailender Chaudhry, et al.			
				FILING DATE February 24, 2004		GROUP ART UNIT 2186	
<b>U.S. PATENT DOCUMENTS</b>							
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE	
PMM	2003/079094 A1	April 24, 2003	Ravi Rajwar et al.	711	150	10/19/2001	
<b>FOREIGN PATENT DOCUMENTS</b>							
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No
<b>OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)</b>							
PMM	Publication: "Speculative Lock Elision: Enabling High Concurrent Multithreaded Execution" by Rajwar R. et al. Proceedings of the 34 <sup>th</sup> Annual ACM/IEEE International Symposium on Microarchitecture, Austin TX, December 1-5 2001, International Symposium on Microarchitecture, Los Alamitos, CA: IEEE Comp. Soc, US, 1 December 2001, pgs 294-305, XP001075852, ISBN: 0-7695-1369-7..						
EXAMINER /Patrick M. Moore/ (07/26/2006)				DATE CONSIDERED 07/26/2006			

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



SHEET 1 OF 1

<b>INFORMATION DISCLOSURE CITATION</b>  PTO-1449				ATTY. DOCKET NO. SUN-P9322CIP1		APPLICATION NO. 10/787,386	
				APPLICANT Shailender Chaudhry, et al.			
				FILING DATE February 24, 2004		GROUP ART UNIT 2186	
<b>U.S. PATENT DOCUMENTS</b>							
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE	
PMM	2002/0087810	July 4, 2002	Boatright et al.	711	145	12/29/00	
PMM	6,460,124	Oct. 1, 2002	Kagi et al.	711	163	10/20/00	
<b>FOREIGN PATENT DOCUMENTS</b>							
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No
<b>OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)</b>							
PMM	Publication: "Improving the Throughput of Synchronization by Insertion of Delays" by Rajwar R. et al. Proceedings of the 6 <sup>th</sup> International Symposium on High-Performance Computer Architecture, 8-12 January 2000, pages 168-179.						
EXAMINER /Patrick M. Moore/ (07/26/2006)				DATE CONSIDERED 07/26/2006			

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.